

I hereby certify that on the date specified below, this correspondence is being deposited with the United States Postal Service as first-class mail in an envelope addressed to the Commissioner for Patents, P.O. Box 1450,

Alexandria, VA 22313-1450.

Ayesha J. Shaikh

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Applicant: Joseph M. Jeddeloh

Attorney Docket No.: 501307.01

Serial No. : 10/644,522

Group Art Unit : 2818

Filed

: August 19, 2003 Examiner

: Not Yet Assigned

Title

: SYSTEM AND METHOD FOR ON-BOARD DIAGNOSTICS OF MEMORY

MODULES

SUPPLEMENTAL INFORMATION DISCLOSURE STATEMENT

Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450

Sir:

In accordance with 37 C.F.R. §§ 1.56 and 1.97 through 1.98, applicant wishes to make known to the Patent and Trademark Office the references set forth on the attached form PTO-1449. A copy of the cited non-patent literature reference, as required under 37 C.F.R. § 1.98(a)(2), is enclosed. Copies of the cited U.S. patents and U.S. patent application publications will not be submitted herewith in accordance with the waiver by the Office of the requirement under 37 C.F.R. § 1.98(a)(2)(i) for U.S. national patent applications filed after June 30, 2003. Although the aforesaid references are made known to the Patent and Trademark Office in compliance with applicant's duty to disclose all information he is aware of which is believed relevant to the examination of the above-identified application, applicant believes that his invention is patentable.

I hereby certify that no item set forth on the attached form PTO-1449 was cited in a communication from a foreign patent office in a counterpart foreign application or, to my knowledge, after making reasonable inquiry, was known to any individual designated in 37 C.F.R. § 1.56(c) more than three months prior to the filing of this Supplemental Information Disclosure Statement.

Please acknowledge receipt of this Supplemental Information Disclosure Statement and kindly make the cited references of record in the above-identified application.

Respectfully submitted,

DORSEY & WHITNEY LLP

Kimton N. Eng Registration No. 43,605

KNE:ajs

Enclosures:

Postcard Form PTO-1449 Cited Reference (1)

1420 Fifth Avenue, Suite 3400 Seattle, WA 98101 Telephone (206) 903-8800 Facsimile (206) 903-8820

h:\ip\documents\clients\micron technology\1300\501307.01\501307.01 supp ids 2.doc

FORM PTO-1449 (REV.7-80)

MAR 0 8 2004

U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE

ATTY. DOCKET NO. 501307.01

APPLICATION NO. 10/644,522

INFORMATION STATEMENT

(Use several sheets if necessary)

APPLICANT(S)

Joseph M. Jeddeloh

FILING DATE

GROUP ART UNIT

August 19, 2003

2818

EXAMINER		DOCUMENT NUMBER	DATE	NAME	CLASS	SUBCLASS	FILING	
INITIAL		5.010.044	10/06/08	Cinch et al	370	463	IF APPRO	PRIAT
	AA	5,818,844	10/06/98	Singh et al.	711	169	<u></u>	
<u> </u>	AB	6,272,609 B1	08/07/01	Jeddeloh				
	AC	6,462,978 B2	10/08/02	Shibata et al.	365	63		
	AD	6,477,592 B1	11/05/02	Chen et al.	710	52		
	AE	6,523,092 B1	02/18/03	Fanning	711	134		
	AF	6,523,093 B1	02/18/03	Bogin et al.	711	137		
	AG	6,622,227 B2	09/16/03	Zumkehr et al.	711	167		
	АН	6,631,440 B2	10/07/03	Jenne et al.	711	105		
	Al	2002/0144064 A1	10/03/02	Fanning	711	144		
	AJ	2003/0005223 A1	01/02/03	Coulson et al.	711	118		
_	AK	2003/0229770 A1	12/11/03	Jeddeloh	711	213		
	AL							
	AM							
	AN							
	АО							
			FORE	IGN PATENT DOCUMENTS				
		DOCUMENT NUMBER	DATE	COUNTRY	CLASS	SUBCLASS	TRANSLATION	
	ļ	7.					YES	NO
	AP					ļ		
	AQ							
		отни	ER PRIOR A	ART (Including Author, Title, Date, Perti	nent Pages, Etc.)			
	AR	Intel, "Intel 840 pp. 1-178.	Chipset: 82	840 Memory Controller Hub	(MCH)", Data	sheet, Octo	ber 19	99,
EXAMINI	L ER			DATE CONSIDE	RED			